思思久久96热在精品国产免费-思思久久99热免费精品6-思思久久99热这里只有精品66-思思久久99热只有精品-思思久久99热只有频精品66-思思久久q6热在精品国产

Your Position: Home > Support > Service Center

Microsoft joined a new generation of DRAM groups of HMCC reason

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 香蕉精品在线| 午夜操| 99精品视频在线视频免费观看 | 亚洲国产精品综合久久久| www.色午夜.com| 国产亚洲在线| 久久精品国产精品青草不卡| 欧美性狂猛bbbbbbxxxx| 四虎影视最新2019百度| 亚洲性激情| 国产这里有精品| 久久久久久久久毛片精品| 欧美日韩国产精品| 日日干日日射| 性猛交毛片| 亚洲一区二区三区四| 94欧美| 成人欧美视频在线观看| 国产香蕉免费精品视频| 久久er国产精品免费观看2 | 又黄又爽又色的免费毛片| www.久久| 国产精品伦视频观看免费| 精品精品久久宅男的天堂| 久青草青综合在线视频| 欧美日韩亚| 日本视频播放免费线上观看| 天天草天天干天天| 亚洲精品国产自在久久出水| 免费观看日本污污ww网站一区| 日本高清不卡二区| 亚洲福利一区二区三区| 一级毛片日本特黄97人人| 91热爆国产露脸| 白蛇缘起3免费观看| 国产精品日韩欧美在线第3页| 精品三级国产一区二区三区四区| 欧美一级毛片aaaaa| 日韩一区二区不卡中文字幕| 天天综合网在线| 亚洲精品精品|